GtyCore_sim_netlist.vhdl,vhdl,xil_defaultlib,../../../../../../../modules/GtyCore/cores/GtyCore/GtyCore_sim_netlist.vhdl,
glbl.v,Verilog,xil_defaultlib,glbl.v
