GtyCore_sim_netlist.v,verilog,xil_defaultlib,../../../../../../../modules/GtyCore/cores/GtyCore/GtyCore_sim_netlist.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
